aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorJagan Teki <jagan@amarulasolutions.com>2018-11-01 00:06:28 +0530
committerMaxime Ripard <maxime.ripard@bootlin.com>2018-11-05 09:41:27 +0100
commitdb7548934603d9eda12649dff97ea5c29884405d (patch)
tree044ef920f1f3751b791e7eabf5e8b823bcb441c1 /tools/perf/scripts/python/export-to-sqlite.py
parent859783d1390035e29ba850963bded2b4ffdf43b5 (diff)
downloadlinux-db7548934603d9eda12649dff97ea5c29884405d.tar.gz
linux-db7548934603d9eda12649dff97ea5c29884405d.tar.bz2
linux-db7548934603d9eda12649dff97ea5c29884405d.zip
clk: sunxi-ng: sun50i: h6: Fix MMC clock mux width
MUX bits for MMC clock register range are 25:24 where 24 is shift and 2 is width So fix the width number from 3 to 2. Fixes: 524353ea480b ("clk: sunxi-ng: add support for the Allwinner H6 CCU") Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions