aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c
diff options
context:
space:
mode:
authorEvan Quan <evan.quan@amd.com>2020-11-19 17:30:43 +0800
committerAlex Deucher <alexander.deucher@amd.com>2020-12-23 15:07:03 -0500
commita2b6df4fd6e3c0ba088b00fc00579dac263b0a64 (patch)
tree71f738661834450053cdacec4dfd662610918b3f /drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c
parent37a58f691551dfdff4f1035ee119c9ebdb9eb119 (diff)
downloadlinux-a2b6df4fd6e3c0ba088b00fc00579dac263b0a64.tar.gz
linux-a2b6df4fd6e3c0ba088b00fc00579dac263b0a64.tar.bz2
linux-a2b6df4fd6e3c0ba088b00fc00579dac263b0a64.zip
drm/amd/pm: support overdrive vddgfx offset setting(V2)
This is supported by Sienna Cichlid, Navy Flounder and Dimgrey Cavefish. For these ASICs, the target voltage calculation can be illustrated by "voltage = voltage calculated from v/f curve + overdrive vddgfx offset". V2: limit the smu_version check for Sienna Cichlid only Here are some sample usages about this new OD setting: 1. Check current vddgfx offset setting by cat /sys/class/drm/card0/device/pp_od_clk_voltage ... ... OD_VDDGFX_OFFSET: 0mV ... ... 2. Set new vddgfx offset by echo "vo 10" > /sys/class/drm/card0/device/pp_od_clk_voltage cat /sys/class/drm/card0/device/pp_od_clk_voltage ... ... OD_VDDGFX_OFFSET: 10mV ... ... 3. Commit the new setting by echo "c" > /sys/class/drm/card0/device/pp_od_clk_voltage Signed-off-by: Evan Quan <evan.quan@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c')
0 files changed, 0 insertions, 0 deletions